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(57)	 ABSTRACT
Reliable and efficient sensing becomes increasingly difficult
in harsher environments. A sensing module for high-tempera-
lure conditions utilizes a digital, rather than analog, imple-
mentation on a wireless platform to achieve good quality data
transmission. The module comprises a sensor, integrated cir-
cuit, and antenna. The integrated circuit includes an amplifier,
A/D converter, decimation filter, and digital transmitter. To
operate, an analog signal is received by the sensor, amplified
by the amplifier, converted into a digital signal by the A/D
converter, filtered by the decimation filter to address the quan-
tization error, and output in digital format by the digital trans-
mitter and antenna.
7 Claims, 17 Drawing Sheets
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WIRELESS SENSOR PLATFORM FOR
HARSH ENVIRONMENTS
CROSS-REFERENCE TO RELATED
APPLICATIONS
This application claims the benefit of U.S. Provisional
Application Ser. No. 60/721,649, entitled "WIRELESS SEN-
SOR PLATFORM FOR HARSH ENVIRONMENTS," filed
on Sep. 29, 2005, the entirety of which is incorporated herein
by reference.
GOVERNMENT LICENSE RIGHTS
This invention was made with government support under
NCA3-201 and NCC3-1086 awarded by NASA Glenn
Research Center. The United States Government has certain
rights in the invention.
BACKGROUND
Various applications, ranging from small to large, simple to
complex, use sensors to monitor certain aspects of an envi-
ronment. For instance, sensors can detect motion in a room to
determine whether its ceiling lights should be turned on.
Likewise, sensors can be applied to more complex applica-
tions, including engine and vehicle control for automotive
and aerospace systems, as well as environmental monitoring
in mining, geothermal, and well logging. Accordingly, a wide
variety of users (e.g., consumers, scientists, and engineers)
regularly depend on the consistency and accuracy of sensor
data collection and transmission. With the proliferation of
technology in control systems, the importance of reliable
monitoring and sensing platforms is apparent.
In particular, commercial, industrial, and military applica-
tions rely on sensors to provide data relating to safety condi-
tions, travel speeds, and warning signals. While a household
or office environment may be fairly easy to monitor, an oper-
ating automotive or aerospace system is considerably more
difficult to work with. Complications that include tempera-
ture, distance, and power considerations distort the signals
that the sensors need to monitor. In general, sensors for com-
mercial applications are rated for temperatures as high as 70°
C., industrial applications at 85° C., and military applications
at 125° C.
While slight distortions may not adversely impact the
entire system, severe distortions may flag a false signal (or fail
to flag an existing signal) which in turn can expose people to
dangerous situations. When sensors fail to properly perform,
the resulting effect may be at the least, inconvenient, and at
the most, life-threatening. For example, if a motion detecting
sensor fails to signal the lights on in a room, a person in the
room would merely be inconvenienced into walking over to
the wall to manually flip the light switch on. Meanwhile, if an
automobile brake sensor fails to activate the anti-lock braking
system while the vehicle is traveling at high speeds, the car
could spin out of control and put the driver and passengers
(along with others in the vicinity) in severe danger.
A harsh environment calls for a more robust sensing sys-
tem. In order to progress with reliable operations and
research, it is therefore imperative that sensor modules effi-
ciently maintain proper signal monitoring in harsh environ-
ments.
SUMMARY
The following presents a simplified summary of the subj ect
matter in order to provide a basic understanding of some
2
aspects of subject matter embodiments. This summary is not
an extensive overview of the subject matter. It is not intended
to identify key/critical elements of the embodiments or to
delineate the scope of the subject matter. Its sole purpose is to
5 present some concepts of the subject matter in a simplified
form as a prelude to the more detailed description that is
presented later.
The subject matter relates generally to reliable sensing in
harsh environments, and more particularly to a low power
10 wireless sensor module suitable for use in high-temperature
environments. On-engine and on-transmission automotive
applications can arrive at temperatures of greater than 200°
C., and even higher for wheel-mounted applications. To
maintain the quality of signals in harsh environments, one
15 embodiment integrates improvements including localized
amplification, signal conditioning, and wireless data acquisi-
tion, while keeping the level of power consumption low.
Microelectronics based on bulk CMOS (Complementary
Metal Oxide Semiconductor) technology has traditionally
20 been operated at temperatures less than 150° C., but SOI
(Silicon-On-Insulator) and SiC (Silicon-Carbide) technolo-
gies canwithstand even higher temperatures (i.e., 300° C. and
600° C., respectively) without suffering from excessive junc-
tion leakage currents. In SOI technology, bulk junction iso-
25 lation is replaced by an insulator (e.g., sapphire). The two
primary SOI variations are: partially depleted and fully
depleted. The depletion region of partially depleted SOI does
not reach through the entire body, causing the body to float
and the transistors to exhibit the "kink effect," a pronounced
30 increase in the slope of the IDs vs. Vas characteristic. Such
characterization in analog circuits is equivalent to a low incre-
mental output resistance. Fully depleted SOI transistors have
a poor output resistance, but good leakage characteristics.
To the accomplishment of the foregoing and related ends,
35 certain illustrative aspects of embodiments are described
herein in connection with the following description and the
annexed drawings. These aspects are indicative, however, of
but a few of the various ways in which the principles of the
subject matter may be employed, and the subject matter is
40 intended to include all such aspects and their equivalents.
Other advantages and novel features of the subject matter
may become apparent from the following detailed description
when considered in conjunction with the drawings.
45	 BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram of a wireless sensor module.
FIG. 2 is a block diagram of an integrated circuit used in a
wireless sensor module.
50	 FIG. 3 is a schematic block diagram of a wireless sensor
module.
FIG. 4 is a schematic block diagram of a transimpedance
amplifier.
FIG. 5 is a transistor level circuit schematic of a transim-
55 pedance amplifier.
FIG. 6 is a block diagram of a I`-order sigma-delta A/D
converter.
FIG. 7 illustrates a discrete-time model of a I`-order
60 sigma-delta A/D converter.
FIG. 8 is a schematic block diagram of a I `-order sigma-
delta A/D converter incorporating chopper stabilization,
dynamic element matching, and input dither.
FIG. 9 is a circuit schematic of a digital FSK transmitter.
65 FIG. 10 is a schematic block diagram of a mixed-signal
instrumentation amplifier using delta modulation to obtain
filtered analog output.
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	FIG. 11A is a transistor level circuit schematic of a fully	 verter, that converts the received analog input signal into
	
differential integrator with continuous-time output using just	 digital format. The SOI-CMOS 1 st-order sigma-delta A/D
one integration capacitor. 	 converter 220 is capable of high-temperature performance
	
FIG. 11B is a transistor level circuit schematic of a bias 	 with imprecise components using fully differential switched-
circuit that enables temperature adaptive biasing. 	 5 capacitor circuits plus dynamic element matching, dithering,
	
FIG. 11C is a schematic diagram of an oscillator that uses 	 and chopper stabilization. The binary output of the compara-
	
temperature adaptive biasing to obtain stable oscillation fre- 	 tor results in quantization error. However, the output tracks
quency over wide temperature variations.	 the input and reduces the error by the oversampling ratio, and
	
FIG. 12 is a schematic block diagram of an integrated 	 the signal proceeds through a low-pass decimation filter 230
circuit with double-sampled instrumentation amplifier and io that removes the quantization error. Further included in the
2"d-order sigma-delta A/D converter.	 integrated circuit 120 is a digital transmitter (i.e., voltage-
	
FIG. 13A illustrates a discrete-time model of a 2"d-order	 controlled oscillator) 240. The digital FSK (frequency shift
sigma-delta modulator. 	 keying) transmitter 240 facilitates propagation through harsh
	
FIG. 13B is a schematic block diagram of a switched- 	 environments through the selection of a relatively low carrier
capacitor integrator with finite-gain compensation. 	 15 frequency and corresponding longer wavelength. A loop
	
FIG. 14 is a graph depicting measured C-V characteristics	 antenna serves as an inductor and combines with the capaci-
of a transistor.	 tance of a tunnel diode and PMOS varactor to form a tank
circuit. The wireless transmission of data can then be sent to
DETAILED DESCRIPTION	 a receiver for further evaluation or processing. Overall, the
20 integrated circuit 120 facilitates the process of amplifying an
	
The subject matter is now described with reference to the 	 analog signal, converting the analog signal to digital form,
	
drawings, wherein like reference numerals are used to refer to 	 and filtering the digital signal to remove errors.
	
like elements throughout. In the following description, for 	 The SOI-CMOS transimpedance amplifier 210 can serve a
	
purposes of explanation, numerous specific details are set 	 dual purpose: to acquire data from MEMS-based impedance
forth in order to provide a thorough understanding of the 25 sensors and to construct an oscillator using a MEMS resona-
	
subject matter. It may be evident, however, that subj ect matter 	 tor. The amplifier 210 functions while maintaining a wide
	
embodiments may be practiced without these specific details. 	 gain-bandwidth at all temperatures (i.e., up to 300° C.), sus-
	
In other instances, well-known structures and devices are	 taining low power consumption (i.e., under 1 mW), and uti-
	
shown in block diagram form in order to facilitate describing 	 lizing a small die area (i.e., 8500 µm2).
the embodiments.	 30 The sigma-delta A/D converter 220 receives an amplified
	
In FIG. 1, a block diagram of a high-temperature, low 	 analog signal from the amplifier 210, converts the signal from
	
power sensor module 100 that facilitates reliable sensing in 	 analog to digital format, and sends a digitally converted signal
	
harsh environments is illustrated. The sensor module 100	 to the decimation filter 230. The A/D converter 220 achieves
	
comprises a sensor 110 that retrieves information from an	 a high SNR (signal to noise ratio) while drawing a low level of
environment, an integrated circuit with digital transmitter 120 35 static power. In one example, at room temperature the A/D
	
that performs signal processing, including amplification,	 converter 220 achieves an SNR above 50 dB while drawing
	
conversion, and filtering, and an antenna 130 that communi- 	 1.32 mW from a 3.3 V power supply. In another example, at
	
cates the resulting output signal to a receiver. The sensor 110	 temperatures greater than 250° C., the A/D converter 220
	
receives an analog input signal to be processed by the inte-	 achieves an SNR above 40 dB while drawing less than 2 mW,
grated circuit 120. The sensor may be resistive, capacitive, or 4o also from a 3.3 V power supply. After the signal conversion,
	
a combination of the two. Regardless of which type of sensor 	 the decimation filter 230 receives the digital signal from the
	
is implemented, the AC admittance of the sensor can be 	 A/D converter 220 and proceeds by removing the quantiza-
	
recovered by the amplifier through conventional digital 	 tion error introduced by the A/D converter, through low-pass
	
demodulation of the signal. More specifically, the integrated 	 filtering. The digital transmitter 240 is essentially a voltage-
circuit 120 amplifies the received analog signal, converts the 45 controlled oscillator and transmits the digital signal.
	
signal into digital form, and filters the resulting digital signal. 	 In FIG. 3, a schematic block diagram of a wireless sensor
	
Such signal is output by a digital transmitter as part of the 	 module 300 is presented. The sensor module 300 comprises a
	
integrated circuit 120 and antenna 130 so that it may be	 sensor 110 that collects information from an environment,
	
received wirelessly by a receiver. One advantage of wireless 	 two instances of the transimpedance amplifier 210 (an oscil-
implementation is the absence of tangled wires, especially for 50 lator 310 and a sensor interface amplifier 210) that provides
	
rotating systems such as automotive wheels. Another advan- 	 for amplification, a sigma-delta A/D converter 220 that man-
	
tage is a less restricted range in distance from which the 	 ages conversion of an analog signal to digital form, a deci-
module can operate.	 mation filter 230 that removes errors from the resulting digital
	
FIG. 2 depicts a block diagram of an integrated circuit 120	 signal, an FSK transmitter/voltage-controlled oscillator 240
that facilitates amplification, conversion, filtering, and trans-  55 that provides transmission assistance in harsh environments,
	
mitting of an input signal. The integrated circuit 120 com- 	 and an antenna 130 that broadcasts the signal transmission.
	
prises an amplifier 210, such as an SOI-CMOS transimped-	 First, the sensor 110 receives an analog signal. One
	
ance amplifier, that amplifies the input signal. The SOI- 	 instance of the amplifier 320 is used in conjunction with a
	
CMOS transimpedance amplifier 210 has a low input 	 MEMS resonator to construct an oscillator 310; the second
resistance suitable to receive data from MEMS-based high- 60 instance of the amplifier 320 is used in a synchronous detec-
	
impedance capacitive sensors. Such type of wide-gain-band-	 tion scheme to measure sensor impedance 210. The amplifier
	
width amplifier can also act as a stable oscillator by counter- 	 320 can be used to counteract the series resistance of a reso-
	
acting the series resistance of a resonant device. As a result,	 nant device to form a stable oscillator 310, through a design
	
the amplifier provides a gain greater than 2 MQ and a band-	 that provides the gain and bandwidth necessary to construct
width greater than 0.3 MHz for temperatures up to 300° C. 65 high-temperature high-Q integrated oscillators 310 using SiC
	
The integrated circuit 120 also comprises anA/D converter	 MEMS lateral and vertical resonators having motional resis-
	
220, such as an SOI-CMOS 1 st-order sigma-delta A/D con- 	 tance over 1 MQ and resonant frequencies as high as 1 MHz.
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The sensor interface amplifier 210 is able to acquire data from
high-impedance sensors (e.g., MEMS capacitive sensors) and
can recover theAC admittance of the sensor 110 via synchro-
nous demodulation with in-phase and/or a quadrature refer-
ence signal, regardless of whether the sensor is resistive,
capacitive, or a combination.
The analog signal is then converted into digital form by the
A/D converter 220 and filtered by a low pass decimation filter
230. The resulting digital signal is transmitted by the FSK
transmitter (essentially a voltage-controlled oscillator oper-
ated with binary input) 240 and antenna 130.
FIG. 4 illustrates a schematic block diagram of an amplifier
400 that amplifies an analog input signal. The transimpedance
amplifier 400 employs a three-stage topology 410, 420, and
430 that features feedback biasing 440 and a Class AB output
stage 430. Class AB is defined by a proportion of 50-100% of
the input signal cycle is used to actually switch on the ampli-
fying device. A very large, positive, transresistance gain was
achieved using a simple inverting transimpedance stage 410
followed by an open-loop common-source voltage amplifier
stage 420. A Class AB output stage 430 provides unity gain
and low output impedance. The output is supplied to a feed-
back bias amplifier 440 that stabilizes the operating point of
the second stage 420. The transresistance gain of the first
stage 410, Rf, is made as large as possible, but mustbe limited
by the requirement for low input impedance:
Rn,^RIA,i
where A,,, is the open-loop gain of the first stage amplifier
410. The overall transresistance gain of the amplifier 400 is
approximately Rm=A„2 *Rf A 2/gm4.
The input of the transimpedance amplifier must be less
than the impedance of parasitic capacitance at the input, C,
in order to avoid excessive loss of signal at the desired oper-
ating frequency of 1 MHz. In order to facilitate biasing of the
second stage 420, and to reduce die area, Rfwas implemented
using a source follower stage having a transconductance of
9-4-10 µS to achieve a small-signal resistance 100 kQ. Since
the amplitude of the first stage output 410 is less than 10 mV,
this implementation has acceptable linearity.
The bandwidth of the feedback biasing loop, and therefore
the low-frequency cutoff of the signal path, is set by the
transconductance of the feedback amplifier 440, the compen-
sation capacitor Cc 450, and the voltage gain of the cascode
bias circuit used by the second stage 420. In one instance, the
transconductance of the feedback amplifier 440 has been
made relatively large such that an off-chip capacitor of a
convenient value such as 100 nF can be used to customize the
low-frequency cutoff of the signal path. However, Cc 450
could be integrated by using a low-g m feedback amplifier.
Turning to FIG. 5, a transistor level circuit schematic of an
amplifier 500 that amplifies the initial input signal is pre-
sented. The labels Ml through M24 in the schematic refer to
transistors. The circuit schematic 500 is comprised of various
parts, namely the transimpedance amplifier 510, level shifter
520, bias 530, voltage amplifier 540, push-pull buffer 550,
feedback biasing amplifier 560, and bias 570.
The first (Ml-M3) 510 and second (M11-M14) 540 stages
employ cascoded common-source stages to improve voltage
gain. A source-follower level -shi fter (M6-M7) 520 is inserted
between the first 510 and second 540 stages in order to mini-
mize capacitance loading on the first stage 510 and to estab-
lish the necessary bias voltage for the second stage 540 input.
The output resistance of the first stage 510 is dominated by
the output resistance of Ml, r. 1 , since the resistance due to the
M2-M3 cascode is much larger. Therefore, A„ 1 is approxi-
6
mately 9m3ro1 which is proportional to Ll, the length of Ml.
Ll is made relatively large to obtain high voltage gain, but is
limited by the need to obtain a resistance that is low enough to
obtain a satisfactory non-dominant pole frequency in the first
5 stage 510 feedback loop.
The Class AB output stage (M15-M16) 550 employs a
simple push-pull configuration that takes advantage of the
near-zero-threshold transistors that are available in the pro-
cess technology. Accordingly, the push-pull buffer does not
10 exhibit the cross-over distortion that is typical for this con-
figuration. Bias current in this stage is sensitive to process
variations, but variation is within tolerable limits and the
simple implementation has high bandwidth and low power
dissipation. Reference voltage V.. and bias voltage p,,,,
15 areprovidedby an on-chip bandgap -voltage reference circuit,
and cascode bias voltages are generated within the transim-
pedance amplifier 500.
Transistors with near-zero-threshold voltage may be used
to minimize the supply voltage. Alternatively, current mirrors
20 can be designed using transistors with larger room-tempera-
ture threshold voltages since the threshold voltages of
enhancement devices shift toward zero at elevated tempera-
tures, ultimately causing depletion-mode behavior and
degrading the desired behavior of diode-connected transis-
25 tors.
Continuing to FIG. 6, a block diagram of an A/D converter
600 that manages the conversion of the analog input signal
into digital form is depicted. The block diagram of a 1st-order
EA A/D converter 600 uses an integrator 610 and comparator
30 620 in a feedback configuration 630. Two-level quantization
is performed through the use of a comparator 620, resulting in
quantization error. Since the low-frequency gain of the inte-
grator 610 is very large, the output tracks the input 630 and the
nonidealities from quantization are reduced by the oversam-
35 pling ratio.
In FIG. 7, a discrete-time model of anA/D converter 700 in
accordance with an aspect of an embodiment is illustrated.
The discrete-time model of the E A A/D converter is illustrated
by a discrete time integrator 710, comparator 710, and D/A
4o converter730. Where e[n] represents quantization error intro-
duced by the comparator, the output y[n] is a delayed version
of the input plus the difference of two e[n] samples:
y[n]—x[n-1]+(e[n]-e[n-1])
45
The quantization error is thus pushed away from the signal
band and can subsequently be removed by digital low-pass
filtering. Given a goal of 8 b resolution and a signal bandwidth
of 16 kHz, a sampling rate of 1 MHz may be selected to
50 provide an oversampling ratio of 64. A full-scale reference
voltage of ±1.8 V may be generated using an on-chip self-
biased reference circuit, and integrator gain may be set to '/2
to avoid integrator saturation.
FIG. 8 shows a schematic block diagram of an A/D con-
55 verter 800 in accordance with an aspect of an embodiment.
The label "PI" refers to phase 1, the label "P2" refers to phase
2, and the label "CHOP" refers to a chopping signal. The
converter 800 includes a switched-capacitor integrator 810
and a switched-capacitor comparator 820, which are fully
60 differential. Although power consumption for a given thermal
noise is increased in comparison to a single-ended topology,
power supply and common mode rejection are much
improved, and charge injection effects can be much more
easily managed.
65 A chopping signal "CHOP" is generated at '/64 of the sam-
pling clock and used to perform dynamic element matching
by swapping Cl-C2, to add a dither of V,/ 16 using C3-C4,
US 7,562,581 B2
7
and to stabilize the integrator operational amplifier by swap-
ping C5-C6. The comparator 820 is offset-cancelled by chop-
per stabilization using C7-C10. The integrator 810 uses a
folded cascode operational amplifier that is biased using a
common-mode feedback loop. A bottom-plate sampling
scheme is used to minimize charge injection and capacitance
on the summing node.
FIG. 9 illustrates a circuit schematic of a digital FSK trans-
mitter in accordance with an aspect of an embodiment. The
high-temperature, low-power digital transmitter 240 uses an
SOI MOS varactor 910, Si tunnel diode 920, and planar loop
antenna 130 to implement FSK. In particular, a two-turn, 250
nH planar loop antenna 130 serves as an inductor that com-
bines with the capacitance of the tunnel diode 920 and PMOS
varactor 910 to form a tank circuit, resonating at about 27
MHz. This relatively low carrier frequency was chosen pri-
marily for its long wavelength and ability to propagate
through harsh environments (e.g., engine compartments) of
high conductivity. This band provides 326 kHz bandwidth of
low-interference spectrum for low-power communications
and allows for a data rate of approximately 80 kbps with
FSK adequate for most sensor applications. The tunnel
diode 920 is biased at around 0.21 V and 1.75 mA 930 to
provide a negative resistance that compensates for losses in
the LC tank circuit in order for oscillations to be sustained.
When the binary (digital) input switches from low to high, the
varactor 910 switches from depletion to inversion with a three
times measured change in capacitance. This results in a sig-
nificant and reliable shift in oscillation frequency.
Such numerical ranges and biases may be adjusted as
desired for a specific situation or application. The FCC ISM
(industrial, scientific, medical) frequency band, located
mainly at low frequencies (i.e., less than 50 MHz) and high
frequencies (i.e., above 1 GHz), was utilized to avoid poten-
tial interferences. In consideration of this specific embodi-
ment, the lowest ISM frequency consistent with the desired
data rate (i.e., 80 kbps) was selected. Various digital modula-
tion choices include ASK (amplitude shift keying), PSK
(phase shift keying), and FSK (frequency shift keying), via
binary-modulation or M-ary modulation. In one implemen-
tation, BFSK (binary frequency shift keying) was selected to
reduce the required amplitude resolution in the demodulator
and provide a simple and efficient implementation.
As opposed to ASK, FSK is not highly sensitive to ampli-
tude noise such consideration is imperative in this imple-
mentation. In terms of signal quality, spectral efficiency, and
power efficiency, the following comparison summarizes
BFSK and BPSK performance.
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duration, 1/Tb is the bit rate fb, A, is the amplitude of the
modulated signals. Q(x) in an FSK system is given by:
Q(x)=ifzerfc(x/F2)
5 where erfc is the complementary error function. The BER can
be lowered by increasing the signal power or decreasing the
data rate. Note that the transmit power can be 3 dB lower in
BPSK than BFSK for the same BER.
BPSK occupies twice of the bit rate, 2 fb, while BFSK
10 depends on the bit rate fb and the frequency spacing Af that
separates a logic 0 from a logic 1. Frequency deviation Af can
be as low as 0.5 fb, but 2 fb provides robust communication. If
Af is 2 fb, the total spectrum occupied by BFSK spreading is
4 fb, twice that required by BPSK. Nevertheless, BFSK may
is be used in low data rate applications where E b can be maxi-
mized by a long bit period.
The FSK technique has better power efficiency perfor-
mance than PSK since the FSK signal has no abrupt phase
change and does not require "spectral regrowth" to smooth
20 the waveform. Accordingly, FSK has a better adjacent chan-
nel power ratio, while PSK requires a more complicated
circuit to achieve similar performance.
The planar loop antenna 130 may be implemented using a
25 gold-on-ceramic module suitable for high-temperature appli-
cations. Considering the transmission distance in short range,
the antenna operates in the near field (r«wavelength) by
induction. With the goal of 2.58 cm diameter, the square loop
was selected to maximize the area because radiation power is
30 proportional to the square of loop area. A 2-turn, square-
shape with 2.58 cm side length (diameter) planar loop
antenna 130 may be employed to increase the radiation
power.
The varactor 910 is SOI MOS fabricated using the Per-
35 eggne UTSi 0.5 µm process. The MOS capacitance consists
of overlap capacitance and parallel plate capacitance. The
overlap capacitance is due to overlap of the gate polysilicon
over the edge of the drain region. This capacitance is rela-
tively constant with the applied gate voltage Vs,. The parallel
40 plate capacitance is the gate oxide capacitance, which is
highly variable, depending on Vs,.
When VSG> 1 VTH I , the device is in the inversion region and
the capacitance is dominated by the parallel plate capacitance
(Cox). When VsG<IVTHI, the device is the depletion region
45 and the capacitance is dominated by overlap capacitance.
With the gate of the PMOS biased at 0.21V, for binary 0,
VsG— —0.21 V; and for binary 1, VsG is well above VT,. When
the binary data input is switched from low to high, the capaci-
tance changes distinctly, causing the shift in oscillation fre-
50 quency. The graph shown in FIG. 14 depicts the measured
C-V characteristic of a SOI PMOS transistor (W/L=120
µm/50 µm) at 500 kHz, using a Keithley 590 C-V meter.
FIG. 10 presents an illustration of a mixed-signal high-
temperature SC (switched-capacitor) instrumentation ampli-
55 fier 1000 that uses correlated double sampling 1010, a mixed
signal tracking loop 1020, 1030, and constant-g m biasing
1050 to provide both analog and digital outputs. Correlated
double-sampling (CDS) is used to reduce the effect of offset,
1/f noise, charge injection, and KT/C noise. A tracking loop
60 analogous to delta modulation is implemented to convert the
CDS amplifier output to a continuous-time signal. Besides the
analog output, the tracking loop provides a digital output
from its comparator that is proportional to the time derivative
of the input. Since the signal is highly oversampled, the effect
65 of the in-band thermal noise is also greatly reduced.
The CDS amplifier provides a selectable gain G A of 6, 12 or
24, which is set by the product of the ratio of C S/C, of 3, 6 or
BFSK	 BPSK
BER	
E 	 2E6
Pe,BFSK = Q
	
Pe,BPSK = Q	
ND
Spectral	 BW = 2fb + Af	 BW = 2fb
Efficiency
Power	 Good	 Poor
Efficiency
Signal quality is expressed in terms of BER (bit error rate),
which is the probability of error in the presence of noise and
other interferences. As shown above, BER is a function of
energy per bit Eb, noise No, and probability of error Q(x),
assuming the received signal is corrupted by additive white
^noise. Eb can be written as Eb A,Tbl2 where Tb is the bit
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12 and a CDS gain of 2, and the tracking loop gives an
additional gain GD of 2, 4 or 8 that is set by the ratio of Cr,/C..
The fully differential topology used throughout the integrated
circuit is relatively immune to many high temperature effects,
including bulk junction leakage, and can provide solid per-
formance at high temperatures, ultimately limited by cata-
strophic loss of bias current to junction leakage.
A conventional folded-cascode transconductance ampli-
fier 1010 is used as a fully differential opamp (FDOA), and
biased using the constant-gm bias circuit. The opamp
employs a SC common-mode feedback (CMFB) circuit. The
size and current for the input pair are selected based on the
consideration of noise, which, referred to the track loop out-
put, is:
CF + CS + Cg, + Cgd + Cy	 n 8kT
vox=2xGD'x^	 CF	 x2x2x3 m 
xB
a
Cgs and Cg, represent the small-signal capacitance of the
input transistors, Cp is the input parasitic capacitance, 9-1,2'S
the transconductance of the input transistor, and B is the noise
bandwidth set by the CDS amplifier bandwidth. The first
factor of two is due to the differential pair, the second factor
of two is due to folding of thermal noise, and 7t/2 is the leaky
factor of a first order low-pass filter.
The comparator uses a regenerative comparator 1020 with
three cascaded offset-compensated pre-amplification stages
in order to achieve required precision. The pre-amplifier uses
the same topology as the oscillator delay cell but without the
load capacitor and it is biased by the constant-gm bias circuit
so that its gain and bandwidth will also be maintained over
temperature.
The integrator 1030 performs 1-bit digital-to-analog
(DAC) conversion and low-gain integration to obtain the cor-
rect trade-off between sample rate and resolution. The low-
gain integrator requires large, off-chip capacitance and could
be implemented using a 1-bit IDAC, but a mismatch or insta-
bility between reference current and integration capacitor
would affect resolution.
Instead, a novel fully-differential SC integrator 1030 with
single off-chip integration capacitor is used to eliminate the
need for precise current reference, as illustrated in FIG. 11A.
For each clock cycle, charge is injected into the virtual ground
nodes X andY by the charge samplers, and then transferred to
the integration capacitor C,"t. Settling time of the pedestal is
decided by the transconductance of NMOS cascode devices.
The magnitude of injected charge difference on X and Y is:
c, f(v, r -v, f)
and its polarity depends on the comparator output D, ", so
the quantization step on the differential output of the integra-
tor is:
c, f(v, r -v, f)ic,n,
which is stable over temperature since both the capacitor
ratio and reference voltage have excellent temperature stabil-
ity.
FIG. 11B displays the implementation of a temperature-
adaptive bias circuit 1050. Assuming matched transistors,
and neglecting channel length modulation and the backgate
effect on threshold voltage, the current through the resistor
RB is:
where K and RB are the primary sources of temperature
dependence. The square-law model predicts that the
transconductance gm of a transistor biased with this current is
10 simply proportional to 1/RB. A conventional polyl biasing
resistor having a rated temperature coefficient (TC) of about
1000 ppm/° C. may be used.
As illustrated in FIG. 11C, a fully-integrated oscillator
1040 that provides the clock is detailed. The oscillator circuit
15 employs a three-stage differential ring in which the gain of
each stage, which must be ?2 to satisfy the oscillation crite-
rion, is set by the ratio 9-1,2/9m4,5, both of which are tem-
perature stabilized. The oscillation frequency is proportional
to gm4,5/Ci, which is stabilized by the constant-g m biasing
20 scheme. The differential pair in each stage is a scaled down
replica of the differential pair in the amplifiers in the instru-
mentation amplifier, such that the oscillator frequency f_ is
proportional to the GBW of those amplifiers, which in turn
corresponds to the settling speed of the amplifier. Therefore,
25 the settling time of the main amplifiers is locked to the oscil-
lator frequency, and the oscillation frequency is stabilized by
the constant-gm biasing scheme. In other words, accurate
settling is maintained over a wide temperature range, and
sampling rate, which sets resolution and/or throughout rate in
so an ADC or cutoff frequency in an SC filter, is also stabilized.
FIG. 12 presents an illustration of a bulk CMOS, switched-
capacitor 2"d-order sigma-delta modulator as positioned in an
integrated circuit 1200 with pre-amplification to interface
35 with a sensor 110. The modulator 1200 uses correlated double
sampling, constant g m biasing, and a modulator architecture
with coefficients adjusted to improve temperature stability.
The CDS pre-amplifier has an adjustable gain GA of 6x/12x/
24x and digitally-programmable sensor offset correction
40 with 13 b dynamic range and 9 b resolution. There are two
copies of the 2nd-order sigma-delta modulator, one of which
is connected with the CDS pre-amplifier to interface with the
sensor. Supporting circuits, including sensor driver, oscilla-
tor, bias circuit and thermometer circuit, are integrated to
45 provide a single-chip solution for sensor interfacing. Only
one off-chip capacitor is required for power supply by-pass.
The sensor output and modulator reference are both scaled by
the power supply VDD, so the converter output is independent
of supply voltage.
50 The fully differential topology used throughout the inte-
grated circuit is relatively immune to many high temperature
effects, including bulk junction leakage, but is ultimately
limited by catastrophic loss of bias current to junction leak-
age. In an n-well process, PMOS transistors have much less
55 leakage current at high temperature than do NMOS. PMOS
switches are used at critical nodes of the SC circuitry to
reduce errors caused by leakage. Dynamic logic is avoided in
the digital circuits.
Precise transient behavior of any SC circuits is unimportant
60 providing that charge is conserved and the circuitry is fully
settled at the end of each clock cycle. Thus, accuracy depends
primarily on capacitor ratios and the ratio of clock frequency
f_ to opamp gain bandwidth (GBW). Capacitor ratios have
very weak temperature dependence. A constant gm bias cir-
65 cuit is used to stabilize transconductance over temperature. A
finite-gain-compensated CDS pre-amplifier may be used to
remove low-frequency noise and finite amplifier gain error by
10
z
2	
[ Li
lB	
a C_ RB Wi	 Wz
5
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way of double sampling, effectively squaring the open-loop
gain of the operational amplifier. Since the temperature sta-
bility of the fully-differential operational amplifier affects
performance of the pre-amplifier and modulator, a folded
cascade topology may be used, so that transconductance is
stabilized over temperature.
FIG. 13A illustrates a block diagram of a 2nd-order sigma-
delta modulator 1300 that provides improved resolution, as
compared to the I `-order modulator. Integrator output swing
limits the modulator dynamic range. As temperature
increases, the output swing of integrators are reduced by the
constant-gm biasing, so modulator parameters were reduced
to lower the signal range of the first-stage integrator, and
thereby avoid integrator nonlinearity.
As depicted in FIG. 1313, the offset, low-frequency noise,
and linearity of the first-stage integrator 1350 limits the
modulator performance. The reference and input signals of
the SC CDS integrator use different input capacitors, instead
of sharing the same capacitor, which provides at least two
advantages. First, it permits reference scaling, soVDD andVss
can be used for V, f+ and V, f_, while choosing C2
—C 1 /2 sets
the maximum modulator differential input range to ±VDD/2.
Second, capacitor sharing can cause harmonic distortion
since the current drawn from the reference is signal-depen-
dent.
What has been described above includes examples of the
embodiments. It is, of course, not possible to describe every
conceivable combination of components or methodologies
for purposes of describing the embodiments, but one of ordi-
nary skill in the art may recognize that many further combi-
nations and permutations of the embodiments are possible.
Accordingly, the subject matter is intended to embrace all
such alterations, modifications, and variations that fall within
the spirit and scope of the appended claims. Furthermore, to
the extent that the term "includes" is used in either the
detailed description or the claims, such term is intended to be
inclusive in a manner similar to the term "comprising" as
"comprising" is interpreted when employed as a transitional
word in a claim.
What is claimed is:
1. A system that facilitates reliable sensing in harsh envi-
ronments, comprising:
a sensor that receives a signal;
an integrated circuit that processes the signal to provide an
output signal, the integrated circuit comprising:
an amplifier that amplifies the signal in analog format to
provide an amplified analog signal, the amplifier has a
bandwidth that is locked to a clock frequency of a clock
signal, the clock frequency is proportional to:
g,,,/C
where gm represents transconductance of biasing transis-
tors in an oscillator that provides the clock signal and C
represents capacitance of a load capacitor of the oscil-
lator;
an output circuit portion configured to process the ampli-
fied signal to provide the output signal as including at
least one of an analog output and a digital output based
on the amplified analog signal; and
a biasing circuit configured to provide constant-gm biasing
to the amplifier and to the output circuit portion to main-
tain gain and bandwidth thereof over temperature; and
an antenna that implements wireless transmission of the
output signal.
2. A system that facilitates reliable sensing in harsh envi-
ronments, comprising:
a sensor that receives a signal;
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an integrated circuit that processes the signal to provide an
output signal, the integrated circuit comprising;
an amplifier that amplifies the signal in analog format to
provide an amplified analog signal;
5 an output circuit portion configured to processes the ampli-
fied signal to provide the output signal as including at
least one of an analog output and a digital output based
on the amplified analog signal; and
a biasing circuit configured to provide constant-gm biasing
10	 to the amplifier and to the output circuit portion to main-
tain gain and bandwidth thereof over temperature;
an antenna that implements wireless transmission of the
output signal; and
• digital transmitter that includes a voltage-controlled
15 oscillator and transmits the signal via the antenna based
on the digital output, wherein the digital transmitter
comprises a digital frequency-shift keying (FSK) trans-
mitter comprising:
• buffer coupled to receive the digital output from the
20	 output circuit portion to provide a buffered output sig-
nal;
• tank circuit configured to resonate at a carrier frequency
and providing an oscillator output signal in response to
the buffered output signal, the oscillator output signal
25 driving the antenna to implement wireless transmission
of the digital output, wherein the tank circuit further
comprises:
• varactor driven by the buffered output signal;
• tunnel diode coupled to an output of the varactor; and
30	 a planar loop antenna coupled to the output of the varactor,
the planar loop antenna having an inductance and a
resistance that combine with capacitance of the varactor
and the tunnel diode to form the tank circuit, the loop
antenna providing the wireless transmission of the digi-
35	 tal output.
3. A system that facilitates reliable sensing in harsh envi-
ronments, comprising:
a sensor that receives a signal;
an integrated circuit that processes the signal to provide an
40	 output signal, the integrated circuit comprising:
an amplifier that amplifies the signal in analog format to
provide an amplified analog signal;
an output circuit portion configured to process the ampli-
fied signal to provide the output signal as including at
45	 least one of an analog output and a digital output based
on the amplified analog signal; and
• biasing circuit configured to provide constant-gm biasing
to the amplifier and to the output circuit portion to main-
tain gain and bandwidth thereof over temperature,
50	 wherein the biasing circuit further comprises:
• plurality of transistors configured as a current mirrors to
provide the constant-gm biasing for the integrated cir-
cuit, such that transconductance of transistors in the
integrated circuit that are biased by the biasing remain
55	 substantially constant over temperature
• biasing resistor through which a biasing current is pro-
vided, the transconductance of the transistors in the inte-
grated circuit that are biased based on the biasing current
is inversely proportional to a resistance of the biasing
60	 resistor; and
an antenna that implements wireless transmission of the
output signal.
4. The system of claim 3, wherein the biasing resistor
comprises a poly 1 biasing resistor having a known tempera-
65 ture coefficient.
5. A system that facilitates reliable sensing and signal pro-
cessing in harsh environments, comprising:
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an integrated circuit that processes an analog signal pro-
vided by an external sensor, the integrated circuit com-
prising:
an amplifier that amplifies the analog signal to provide an
amplified analog signal;
an output circuit portion configured to process the ampli-
fied signal to provide at least a corresponding digital
output based on the amplified analog signal; and
a biasing circuit configured to provide constant-gm biasing
to the amplifier and to the output circuit portion to main-
tain gain and bandwidth over temperature thereof,
wherein the biasing circuit further comprises:
a plurality of transistors configured as a current mirrors to
provide the constant-gm biasing for the integrated cir-
cuit, such that transconductance of transistors in the
integrated circuit biased by the biasing remain substan-
tially constant over temperature; and
a biasing resistor through which a biasing current is pro-
vided, the transconductance of the transistors in the inte-
grated circuit that are biased based on the biasing current
being inversely proportional to a resistance of the bias-
ing resistor.
6. A system that facilitates reliable sensing and signal pro-
cessing in harsh environments, comprising:
an integrated circuit that processes an analog signal pro-
vided by an external sensor, the integrated circuit com-
prising:
an amplifier that amplifies the analog signal to provide an
amplified analog signal;
an output circuit portion configured to process the ampli-
fied signal to provide at least a corresponding digital
output based on the amplified analog signal; and
a biasing circuit configured to provide constant-gm biasing
to the amplifier and to the output circuit portion to main-
tain gain and bandwidth over temperature thereof,
a digital transmitter that includes a voltage-controlled
oscillator that provides a modulated output signal based
on the corresponding digital output provided by the out-
put circuit portion of the integrated circuit, wherein the
digital transmitter comprises a digital frequency-shift
keying (FSK) transmitter comprising:
a buffer coupled to receive the digital output from the
output circuit portion to provide a buffered output sig-
nal;
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a tank circuit configured to resonate at a carrier frequency
and providing an oscillator output signal, corresponding
to the modulated output signal, in response to the buff-
ered output signal, the oscillator output signal driving
s the antenna to implement the wireless transmission of
the digital output, wherein the tank circuit further com-
prises:
a varactor driven by the buffered output signal;
a tunnel diode coupled to an output of the varactor; and
10 a planar loop antenna coupled to the output of the varactor,
the planar loop antenna having an inductance and a
resistance that combine with capacitance of the varactor
and the tunnel diode to form the tank circuit, the loop
antenna providing for the wireless transmission of the
15	 digital output; and
an antenna configured to wirelessly transmit the modulated
output signal.
7. A system that facilitates reliable sensing and signal pro-
cessing in harsh environments, comprising:
20 
an integrated circuit that processes an analog signal pro-
vided by an external sensor, the integrated circuit com-
prising:
an amplifier that amplifies the analog signal to provide an
25	 amplified analog signal;
an output circuit portion configured to process the ampli-
fied signal to provide at least a corresponding digital
output based on the amplified analog signal;
a biasing circuit configured to provide constant-gm biasing
30 to the amplifier and to the output circuit portion to main-
tain gain and bandwidth over temperature thereof,
wherein the biasing circuit further comprises a plurality
of transistors configured as a current mirrors to provide
the constant-gm biasing for the integrated circuit, such
35 that transconductance of transistors in the integrated
circuit biased by the biasing remain substantially con-
stant over temperature; and
an oscillator that provides a clock signal having a fre-
quency, the oscillator being biased by the substantially
40 constant-gm biasing provided by the biasing circuit so
that the frequency of the clock signal is resistant to
temperature changes.
